

RAMP Blue

Architecture and RDL implementation


RAMP Blue Architecture and its RDL implementation
Presented 1/11/2007
RAMP Retreat, Berkeley, CA

Jue Sun (juebejue@gmail.com)
http://ramp.eecs.berkeley.edu
Greg Gibeling, Alex Krasnov, Professor Wawrzynek
Special thanks to the entire UC Berkeley RAMP Group


RAMP Blue Architecture

- Note**
- Implemented in EDK
 - Currently RAMP blue can have up to eight Microblazes (only four shown)

Internal modules
Modules parameterized to number of MB
Modules with ports on FPGA pins
Processor units
Double arrow is equivalent to




Ideal RDL Implementation of Ramp Blue



- Communication modules e.g. XAUUI, serializer) replaced & implemented by RDL channels or links
- Standard port interface - different units can be swapped in place of each other easily
- Changing timing of channels can be used to do performance research

Tool Flow for RDL design of Ramp Blue



Current implementation (per processor centric)

