RAMP - Research Accelerator for Multiple Processors

Research Accelerator for Multiple Processors

Home | People | Pictures | Publications | Downloads | About

Links


	RAMP Sites

	Getting Started Infrastructure Repository Mar08 ASPLOS Jan08 Retreat Mar07 Bootcamp Jan07 Retreat Aug06 Workshop Jan06 Workshop Open System Repository


	Related Research

	ATLAS BEE2 Project BEE Projects ParLab ProtoFlex


	Sponsors

	This material is based upon work supported by the National Science Foundation under Grant No. 0551739


	UC Berkeley

	EECS Department CS61C Course Site CS150 Course Site CS152 Course Site

News


	RAMP June 2009 Retreat	[7-11-2009]

	After the long wait, the slides fromo the RAMP Retreat in June are finally up. They are posted at the Publications Page.


	RAMP Winter 2009 Retreat	[1-20-2009]

	With the RAMP Winter 2009 retreat all wrapped up, we have now posted the slides from the various presentations to the Publications Page.


	ParLab Opening	[12-1-2008]

	On December 1st 2008 the U.C. Berkeley ParLab was opened with generous sponsorship from Microsoft and Intel, and there is an EETimes article about the opening. Many of the U.C. Berkeley RAMP people work in the ParLab, and the RAMP Gold simulator is designed to support the architecture and operating system research group.


	RAMP Summer Retreat 2008	[8-20-2008]

	The RAMP Summer retreat has now come and gone. Aside from pictures of all the smiling attendees, all of the talks, and a few of the posters can be found on the publications page.


	Introducing RAMP Gold	[5-12-2008]

	The RAMP Gold project is a new effort to produce fully parameterized manycore emulations using FPGAs to help accelerate hardware and software research within the recently announced ParLab. In particular we hope to release emulators ported to both the BEE3 and the Xilinx ML505 FPGA boards, along with tutorials and documentation to help external researchers use our systems. We also plan to enable remote access to Berkeley-based BEE3 systems to allow academic researchers to share our FPGA infrastructure. A fresh crop of eager new U.C. Berkeley students has started work to sketch out the architecture of the RAMP Gold emulator and the ParLab target system. Anyone interested in getting involved with RAMP Gold should take a quick look at our Getting Started page. We'll post more information here over time.


	RAMP - Research Accelerator for Multiple Processors Site Copyright ©2005-2008 Regents of the University of California. Invidial papers, presentations and textual excerpts may have other copyrights Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the NSF.